



Spread Spectrum Clock Generator Ultra Low Power Mobile EMI Reduction IC SSDCA3128AF

■ DESCRIPTION

The SSDCA3128AF is a versatile 1x spread spectrum frequency modulator designed to reduce electromagnetic interference (EMI) clock and data source, allowing system wide reduction of EMI of down stream clock and data dependent signals. The SSDCA3128AF allows significant system cost savings by reducing the number of circuit board layers ferrite beads, shielding and other passive components that are traditionally required to pass EMI regulations. The SSDCA3128AF family of mobile active EMI management ICs are unique in their design by elimiating the use of conventional PLLs. This allows

operation on aperiodic as well periodic signals. The

peak energy is distributed over a wider and controlled energy band thereby significantly lowering system EMI compared to the typical narrow band signal produced by oscillators and most frequency generators. Lowering EMI by increasing a signal's bandwidth is known as "Spread Spectrum" or active EMI management.

3128 has an input frequency range of 1 MHZ to 40 MHz over a wide voltage range of 1.65V to 3.6V and generates a 1x spread spectrum coutput. The device can be placed in "power save mode" by setting the PDB pin to GND where in it draws typically 0.1uA and also stes the MODOUT pin to a High-Z state. The device has to "deviation control pins" SS1 and SS0 to allow flexibility and optimization of both EMI compliance as well in system design.

■ FEATURE


- FCC approved method of EMI attenuation.
- Generates a 1X low EMI spread spectrum clock of the input frequency.
- Input / Output frequency
 - VDD 1.65V-3.6V 1 MHz to 40 MHz
- · Multiple Deviation Selections
- (Refer product table)
- · Power save mode
- 8-pin TDFN package
- Operating Temperature -40 °C to 125 °C


Application

3128 is targeted for consumer electronics
application such as MFP, STB, DSC, MID,
HDMI,LCD panel Camcorder,and other timing
sensitive analog video imaging applications
Applications of HDMI, RJ45 port has good compatibility



■ BLOCK DIAGRAM






SSDC13128AF block



■ PIN ASSIGNMENT



■ PIN DESCRIPTION

Pin name	I/O	Pin no.	Description
XIN / CKIN	I	1	Clock input pin (or External reference clock input).
CKOUT	0	2	Crystal connection(external reference, this pin should be left open)
SSON	I	3	ModCK OUT ON/OFF 1=ON 0=OFF
GND		4	GND pin
ModCK OUT	0	5	Modulation clock output
ADS	I	6	Analog Deviation Selection(refer Functionality Table)
ADS	I	7	Analog Deviation Selection(refer Functionality Table)
VDD		8	Power supply voltage pin




■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rat	Unit		
Parameter	Symbol	Min	Max	Onit	
Power supply voltage*	V _{DD}	- 0.5	+ 4.5	V	
Input voltage*	Vı	Vss - 0.5	V _{DD} + 0.5	V	
Output voltage*	Vo	Vss - 0.5	V _{DD} + 0.5	V	
Storage temperature	Тѕт	– 55	+ 125	°C	
Operation junction temperature	TJ	-40	+125	°C	
Output current	lo	2	4	mA	
Overshoot	VIOVER	_	$V_{DD} + 1.0 \text{ (tover} \le 4\text{ns)}$	V	
Undershoot	VIUNDER	$V_{SS} - 1.0 \text{ (tunder} \le 4 \text{ ns)}$	_	V	

 $^{^{\}star}$: The parameter is based on $V_{\text{SS}} = 0.0 \text{ V}$.

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.





■ ELECTRICAL CHARACTERISTICS

• DC Characteristics

(Ta = -40 °C to +125 °C, $V_{DD} = 3.3 \text{ V} \pm 0.3 \text{ V}$, $V_{SS} = 0.0 \text{ V}$)

Damamatan	Coursels al	Dire	Conditions		11			
Parameter	Symbol	Pin	Conditions	Min	Тур	Max	Unit	
Outrat valle as	Vон	СКОИТ	"H" level output Іон = -4 mA	0.66V _{DD}		V _{DD}	V	
Output voltage	Vol	СКОИТ	"L" level output IoL = 4 mA	Vss		0.33V _{DD}	V	
Output impedance	Zo	CKOUT	1 MHz to 40 MHz	_	30	_	Ω	
Input capacitance	Cin	CKIN,	$Ta = +25 ^{\circ}C,$ $V_{DD} = V_{I} = 0.0 V,$ f = 1 MHz	_	_	16	pF	
Load capacitance	CL	CKOUT	1 MHz to 40 MHz	_	_	10	pF	
Power supply current	Icc	V _{DD}	No load capacitance at 27 MHz	_	3.0	4	mA	
Power down current	lpd	V _{DD}	Input clock stopping		4		μА	

AC Characteristics


 $(Ta = -40^{\circ}C \text{ to } + 125^{\circ}C, V_{DD} = 3.3 \text{ V} \pm 0.3 \text{ V}, V_{SS} = 0.0 \text{ V})$

Devementer	Cumbal	Pin	Conditions		I I mit		
Parameter	Symbol	Pin	Conditions	Min	Тур	Max	Unit
Input frequency	f in	CKIN	_	1.0	_	40	MHz
Output frequency	fоит	CKOUT	_	1.0	_	40	MHz
Output slew rate	w rate SR CKOUT Load capacitance 15 pF 0.4 V to 2.4 V 0.4			0.4	_	4.0	V/ns
Output clock duty cycle	tocc	CKOUT	1.5 V	45	_	55	%
Output Rise Time			between 20% to 80%		0.9		nS
Output Fall Time			between 80% to 20%		0.9		nS
Cycle-cycle jitter	· · · · · · · · · · · · · · · · · · ·		t the state of the			40	ps-rms


Note: The modulation clock stabilization wait time is required after the power is turned on, the IC recovers from power saving, or after ENS (modulation ON/OFF) setting is changed. For the modulation clock stabilization wait time, assign the maximum value for lock-up time.




■ OUTPUT CLOCK DUTY CYCLE (tpcc = tb/ta)



■ INPUT FREQUENCY (fin = 1/tin)



■ OUTPUT SLEW RATE (SR)






Functional Table

	_	Deviation (%)										
Vdd(V)	Freq. Range	Freq(MHz)	ADS1	ADS0	ADS1	ADS0	ADS1	ADS0	ADS1	ADS0		
			0	0	0	1	1	0	1	1		
		12	±0.06		±0.12		±0.18		±0.22			
	1~40	24			±0.19		±0.26		±0.32			
3.3	1~40	27	±0.12		±0.23		±0.31		±0.37			
		32	±0.1	11	±0.23		±0.29		±0.33			

Note: Frequency deviation can vary over voltage and temperature by 5%


• Center spread

Spectrum is spread (modulated) by centering on the input frequency.






• Diagram of CLK spread






Marking Information



TDFN-2×2-8L



JEDEC OUTLINE	MO-229						
PKG CODE	WD	FN(X20	08)				
SYMBOLS	MIN.	NOM.	MAX.				
Α	0.70 0.75 0.						
A1	0.00	0.02	0.05				
A3	0.203 REF.						
ь	0.20	0.25	0.30				
D	2	2.00 BSC					
Ε	2.00 BSC						
e	0.50 BSC						
K	0.20	-	-				


NOTES:


- 1. ALL DIMENSIONS ARE IN MILLIMETERS.
- DIMENSION 6 APPLIES TO METALLIZED TERMINAL AND IS MEASURED BETWEEN 0.15mm AND 0.30mm FROM THE TERMINAL TIP. IF THE TERMINAL HAS THE OPTIONAL RADIUS ON THE OTHER END OF THE TERMINAL, THE DIMENSION 6 SHOULD NOT BE MEASURED IN THAT RADIUS AREA.
- BILATERAL COPLANARITY ZONE APPLIES TO THE EXPOSED HEAT SINK SLUG AS WELL AS THE TERMINALS.

	- 6	D2		E2		9	L		LEAD FINISH		LEAD FINISH		H JEDEC CODE	VDDI	WDDI	IIDEN	TOGNI	TOEN
PAD SIZE	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	Pure Tin	PPF	DEDEC CODE	VUTIN	WOTIN	OUT IN	OPTION	DPTON :	
₫ 39°X67° MIL	1.15	1.20									X	N/A	٧	٧	_		_	

^{▲ &}quot;*"表示汎用字元,此汎用字元可能被其它不同字元所取代,實際的字元請參照bonding diagram所示。 "*" is an universal character, which means maybe replaced by specific character, the actual character please refers to the bonding diagram.

RECOMMENDED SOLDERING FOOTPRINT*







Ordering Code

Part Number	Package	Temperature
SSDCA3128AF-08-CT	8- pin 2-mm TDFN COL - TAPE & REEL, Green	-40°C to +125°C

(-40°C to +125)°C

Device Ordering Information

